Hardware Acceleration and Emulation
نویسنده
چکیده
As integrated circuits become more and more complex the need for fast verification becomes increasingly important. Hardware acceleration is used for fast functional verification. This is an area where software tools for logic simulation are too slow to be useful for large designs, since the number of gates is too high [1]. Another trend in today's electronic systems is an increasing amount of software content. Without hardware acceleration, software cannot be verified until the hardware is taped out because simulation is too slow. This can delay the start of software debugging somewhere between two to six months.
منابع مشابه
Using Reconfigurable Supercomputers and C-to-Hardware Synthesis for CNN Emulation
The complexity of hardware design methodologies represents a significant difficulty for non hardware focused scientists working on CNN-based applications. An emerging generation of Electronic System Level (ESL) design tools is been developed, which allow software-hardware codesign and partitioning of complex algorithms from High Level Language (HLL) descriptions. These tools, together with High...
متن کاملUVM and Emulation: How to Get Your Ultimate Testbench Acceleration Speed-up
This paper aims to demystify the performance of SystemVerilog and UVM testbenches when using an emulator for the purpose of hardware-assisted testbench acceleration. Architectural and modeling requirements are described, followed by a recommended systematic approach for maximizing overall testbench acceleration speed-up and achieving your ultimate performance expectations.
متن کاملCo-Emulation of Scan-Chain Based Designs Utilizing SCE-MI Infrastructure
As the complexity of the scan algorithm is dependent on the number of design registers, large SoC scan designs can no longer be verified in RTL simulation unless partitioned into smaller sub-blocks. This paper proposes a methodology to decrease scan-chain verification time utilizing SCE-MI, a widely used communication protocol for emulation, and an FPGA-based emulation platform. A high-level (S...
متن کاملEnvironment for Fault Simulation Acceleration on FPGA
We present an environment to accelerate fault simulation by hardware emulation on FPGA. Fault simulation is an important subtask in test pattern generation and it is frequently used throughout the test generation process. We studied the feasibility of using reconfigurable hardware emulator instead of software simulation. Experiments showed that it is beneficial to use emulation for circuits/met...
متن کاملA Network Emulator on the NetFPGA Platform
Network emulators play an important role when researchers want to evaluate the performance of newly designed protocols or network mechanisms instead of deploying them in real networks, because network emulators can provide appropriate network situations, (for example, delay, bottleneck bandwidth and packet loss) needed for experiments through easy control ‘knobs’. In this paper, we have impleme...
متن کامل